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Future experiments in high-energy physics will pose stringent require-
ments to computing, in particular to real-time data processing. As an ex-
ample, the CBM experiment at FAIR Germany intends to perform online
data selection exclusively in software, without using any hardware trigger,
at extreme interaction rates of up to 10 MHz. In this article, we describe
how heterogeneous computing platforms, Graphical Processing Units (GPUs)
and CPUs, can be used to solve the associated computing problems on the
example of the first-level event selection process sensitive to J/ψ decays us-
ing muon detectors. We investigate and compare pure parallel computing
paradigms (Posix Thread, OpenMP, MPI) and heterogeneous parallel com-
puting paradigms (CUDA, OpenCL) on both CPU and GPU architectures
and demonstrate that the problem under consideration can be accommo-
dated with a moderate deployment of hardware resources, provided their
compute power is made optimal use of. In addition, we compare OpenCL
and pure parallel computing paradigms on CPUs and show that OpenCL can
be considered as a single parallel paradigm for all hardware resources.
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1. Introduction
The computing demands for modern experiments in high-energy particle
and nuclear physics are increasingly challenging. This holds in particular for
experiments relying heavily on real-time data processing. An example is the
Compressed Baryonic Matter experiment (CBM) [1] planned at the future
Facility for Anti-Proton and Ion Research (FAIR) [2] situated at Darmstadt,
Germany. CBM will study strongly interacting matter by investigating col-
lisions of heavy nuclei at very high interaction rates of up to 107/s, enabling
access to extremely rare physics probes [3]. A key feature of the experiment is
a data taking concept without any hardware trigger, which will lead to a raw
data rate of about 1 TB/s [4]. All data from the various detector systems will
be forwarded to a computing farm, where the collision data will be inspected
in real-time for potentially interesting physics signatures and consequently
either accepted or rejected, such that the full raw data flow is reduced to
several GB/s suitable for storage. In this article, we study the software im-
plementation of an event selection process sensitive to events containing J/ψ
decay candidates. Since this process must be suitable to be deployed online,
efficient use of the available computing architectures, exploiting their parallel
processing features, is mandatory [5].
In modern computing architectures, both multi-core CPU systems and
auxiliary accelerators like Graphics Processing Units (GPU) play a pivotal
role. GPUs consist of a set of multiprocessors designed to obtain the best
performance with graphics computing (fast mathematical calculations for
the purpose of rendering images). Nevertheless, their computational power
can also be used, within certain limits, for general-purpose computing [6],
an application type which is becoming more and more popular. Extracting
good performance from GPU processors, however, is not trivial and requires
architecture-specific optimizations [7]
Apart from choosing the computer architecture adequate to the problem,
the application developer has to select the programming environment making
optimal use of concurrency features. An overview and discussion of parallel
programming models for both multi-core CPU systems and heterogeneous
systems is given in [8]. On an NVIDIA GPU, the choice is between using the
proprietary API CUDA, the application of which is restricted to NVIDIA
hardware, and OpenCL, an open-standard framework allowing to execute
parallel code across various hardware platforms [9]. Since CUDA is designed
specifically for NVIDIA GPUs, one could expect that the advantage of having
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code portable between platforms, as offered by OpenCL, may come with a
performance penalty. Some work was thus dedicated to compare the perfor-
mance of CUDA and OpenCL implementations of the same computational
problem on GPU. While e.g., Kamiri et al. [10] find CUDA to perform slightly
better than OpenCL for their specific problem, Fang et al. [11] conclude, on
an extensive benchmark suite, not to find worse performance for OpenCL,
provided a fair comparison is done. This situation motivates us to investi-
gate our computing problem, the selection of J/ψ candidates from heavy-ion
collision events, on GPU using both CUDA and OpenCL and compare the
respective performances.
Using OpenCL enables to develop portable code, which can be applied
also on multi-core CPU architectures without the use of accelerator co-
processors. This feature is of particular convenience when writing appli-
cations at a time when the architecture they will run on is not yet decided.
However, possible performance penalties with respect to native CPU con-
currency standards such as OpenMP or MPI need being considered. While
some comparisons of pure parallel programming paradigms are available in
the literature [12, 13], comparisons of OpenCL to these standards are scarce;
one example is to be found in [14]. Moreover, general conclusions are hard to
be drawn; the proper choice of programming framework will depend on the
nature of the concrete problem. We thus extend our investigations by imple-
menting the event selection algorithm in OpenMP, MPI and pthreads and
confronting the performance findings with those obtained with the OpenCL
implementation.
The article is organized as follows. After a short introduction of the ex-
periment and its computing challenge in section 2, section 3 outlines the
event selection algorithm. Section 4 describes the computing platforms and
testing conditions used for this study. The implementation of the algorithm
and its performance on various computing platforms and for different paral-
lel computing paradigms are reported in sections 5 and 6. The results are
summarized in section 7, followed by an outlook and acknowledgements.
2. The CBM experiment and its muon detection system
The Compressed Baryonic Matter (CBM) experiment [1] is a dedicated
relativistic heavy-ion collision experiment at the upcoming FAIR accelera-
tor centre at Darmstadt, Germany [2]. For CBM, energetic ions (pbeam =
3.5A− 35A GeV for Au ions) will be collided with a fixed target, producing
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Figure 1: Left: the CBM experiment setup (muon configuration) with its detector systems;
right: the CBM muon detection system with a pictorial view of a J/ψ decay into µ+ and
µ−. Triplets of tracking stations (magenta) are placed between absorber slabs (yellow).
a large number of particles which will be registered in several detector sys-
tems serving for momentum determination and particle identification. The
left panel of Fig. 1 shows the experimental setup for the measurements of
muons, comprising the main tracking system STS inside a magnetic dipole
field, the muon detector system (MUCH), a Transition Radiation Detector
used for intermediate tracking, and the Time-of-Flight Detector. The MUCH
system [15], shown in the right-hand panel of Fig. 1, allows the separation of
muons from other particles by several massive absorber slices interlayed with
position-sensitive detector stations. In its full configuration, the system com-
prises of one graphite and five iron slabs of thicknesses varying from 20 cm
to 100 cm, with detector triplets inserted in the gap between two consecutive
slabs. The last station consisting of a detector triplet is called trigger station
and is positioned after a one meter thick iron absorber. The full MUCH sys-
tem comprises about 5 ·105 readout channels of different granularity adjusted
to the spacial hit density.
One objective of the experiment is the measurement of J/ψ meson pro-
duction via their decay into a muon pair (J/ψ → µ+µ−). At CBM energies,
however, the J/ψ multiplicity is expected to be extremely small - of the order
of 10−7 per collision [16]. The experiment will thus be operated at extreme
interaction rates in order to obtain sufficient statistics. To reduce the total
data rate of about 1 TB/s to a recordable value of a few GB/s, J/ψ candi-
date events must be selected in real-time during data taking, rejecting the
vast majority of the collisions. The J/ψ trigger signature is obvious from the
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right panel of Fig. 1: two muons traversing the absorber system and being
registered simultaneously in the trigger station. The trajectories of the muon
candidates have to point back to the collision vertex (target), since the J/ψ
decays promptly at the vertex [17].
The trigger signature will be evaluated exclusively in software on the so-
called FLES (First-Level Event Selection) computing cluster [18, 19] hosted
in the Green Cube building at GSI. Efficient trigger algorithms are a prereq-
uisite for the affordability of the FLES cluster.
3. The real-time event selection process
3.1. Trigger signature
The signature for J/ψ → µ+µ− candidate events is a rather simple one
and is visualized in the right panel of Fig. 1. The two daughter muons,
having high momentum because of the large q value of the decay, traverse
all absorber layers and reach the trigger station, while hadrons, electrons,
and low-momentum muons will be absorbed. Since J/ψ decays promptly
(cτ = 7.1 ·10−21s), the decay products practically originate from the primary
(collision) vertex, i.e., from the target. Owing again to the high momentum
of the muons, their trajectories can be approximated by straight lines even
in the bending plane of the dipole magnetic field, which has a bending power
of 1 Tm [20]. The trigger station consisting of three detector layers provides
three position measurements, allowing to check the back-pointing to the pri-
mary vertex. The signature of a candidate event is thus the simultaneous
registration of two particles in the trigger station which can be extrapolated
backward to the target.
To study the feasibility of this selection procedure, Fig. 2 (left) shows the
number of hits per event for the trigger station (combined for all three layers)
for a sample of background events (not containing any J/ψ decay) simulated
in the CBM setup. The average number is about 45 for the trigger station
and 15 for each of its layers. The dominant sources of this background are
secondary muons originating from weak decays of Λ and K0S between the
target and the trigger station. The right panel of Fig. 2 shows the spatial
distribution in the transverse plane (x − y) of these background hits. The
void area in the centre is not instrumented, since it hosts the vacuum pipe
for the non-interacting beam [15].
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Figure 2: Left: event-wise hit distribution on the last MUCH station (combined of the
last three layers); right: x − y distribution of background hits in the trigger station for
1000 events. The accumulation at the periphery is due to secondaries not shielded by the
absorber.
3.2. Algorithm
The algorithm corresponding to the signature described in the previous
section operates on all data from the MUCH detector within one event (col-
lision). It comprises the following steps:
1. Create all possible triplets of hits in the trigger station, with one hit
from each layer.
2. For each triplet:
(a) Fit the hits of the triplet plus the event vertex (0, 0) by a straight
line in both the x−z (bending) plane and the y−z (non-bending)
plane, i.e., x = m0z and y = m1z.
(b) Compute the χ2 of the triplet fit. A triplet is rejected if the χ2 is
above a threshold (0.03 for χ2xz, 0.025 for χ
2
yz). The χ
2 cut sup-
presses random combinations of hits as well as real triplets from
secondary tracks. To illustrate, Fig. 3 shows the χ2 distribution
for the x− z plane (left) and the y− z plane (right) for all triplets
in signal (central Au+Au events at pbeam = 35A GeV) and back-
ground events. The threshold values result from an optimization
procedure, taking into account signal efficiency and background
suppression.
3. Select the event if it contains at least two triplets passing the χ2 cut.
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Figure 3: Left: (χ2xz) and right: (χ
2
yz) distribution for all triplets in 1000 signal events
(Au+Au at 35A GeV) and background events.
For the application to simulated events used in the following, data are
read from a file produced by the detector simulation (GEANT3 [21] or
GEANT4 [22] plus detailed detector response implementation). When de-
ployed for data taking, the algorithm will receive the input (hit) data from
the online data stream, which is aggregated by the data acquisition soft-
ware and supplied to the compute nodes through remote direct memory
access (RDMA) [23]. Hit data are grouped into events; they provide three-
dimensional coordinate information (x, y, z).
3.3. Evaluation of the trigger algorithm
In order to assess the performance of the trigger algorithm, the following
sets of simulated data were produced and studied:
D1. Signal events containing only one decay J/ψ → µ+µ−. The phase-space
distribution of the J/ψ were generated using the PLUTO generator [24].
D2. Background events (central Au+Au at pbeam = 35A GeV) generated
using the UrQMD model [25].
D3. Background events with one embedded decay J/ψ → µ+µ− in every
UrQMD event.
The following performance figures are used:
a) efficiency (E): the fraction of embedded signal events selected by the
algorithm;
b) efficiency under acceptance (EUA): the fraction of selected embedded
signal events in which both decay muons have hits in all three layers of
the trigger station;
c) background suppression factor (BSF): the ratio of all background events
to background events selected by the trigger algorithm.
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The efficiency is mainly determined by the geometrical coverage of the muon
detection system. Typical values are about 39 %. With the cut values named
above, the EUA is 85.4 %. The reason for it to be smaller than unity is one
or both signal tracks not passing the χ2 cut. The BSF of 71.4 shows that the
primary aim of the algorithm - suppression of a large fraction of the input
data rate - is reached; the probability to find a chance pair of triplets passing
the χ2 cut is still not negligible.
Further background suppression will be achieved by full track reconstruc-
tion in the STS and MUCH detectors. This will provide the track momentum
and more precise determination of the track impact parameter on the target
plane, allowing to better separate primary from secondary muons. Full track
reconstruction, however, is algorithmically involved [26] and thus requires
significant computing resources. Owing to the first-level trigger algorithm
described here, it needs only be applied on a data rate already reduced by a
factor of about 70.
4. Heterogeneous computing
Modern computers come with a variety of concepts for concurrent data
processing on many-core architectures [27]: dedicated co-processors like NVIDIA
or AMD GPUs, Many Integrated Core (MIC) by Intel such as Xeon Phi, the
Accelerated Processing Unit (APU) of AMD, the Cell Processor of IBM and
others. Nowadays, a single system comprising more than one host CPU and
more than one GPU is called a heterogeneous system [28]. The architectures
of such systems are based on the SIMT (Single Instruction Multiple Thread)
technology and come with a plenitude of processing units, allowing to run
many threads in parallel. However, in order to make use of their computing
potential, adequate programming paradigms are needed. The pure paral-
lel programming paradigms Posix Threads (pthread) [29], OpenMP [30] and
MPI (Massage Passing Interface) [31, 32, 33] are available since long for utiliz-
ing multi-core CPU architectures like those of Intel, AMD, or IBM. For many-
core architectures, Apple developed the OpenCL (Open Compute Language)
managed by the Khronos group [9], and NVIDIA came with CUDA [34, 35],
a proprietary parallel programming API that can be used for NVIDIA hard-
ware only.
The choice of architecture and programming paradigm may well depend
on the specific computing problem to be solved. For the algorithm described
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in the previous section, we have tested implementations on the following two
heterogeneous platforms:
S1. A Dell T7500 workstation comprising two Intel Xeon 2.8 GHz six-core
processors with 2 GB/core RAM, together with two NVIDIA GPUs
(Tesla C2075 [36] and Quadro 4000 [37]).
S2. An AMD-based HP Server with four AMD Opteron 2.6 GHz processors
comprising 16 cores with 4 GB/core RAM (total 64 cores).
The algorithm was implemented on these setups with different pure and
heterogeneous parallel programming models, namely:
a) Using both Intel processors (12 cores in total) of the S1 setup with
pthread, OpenMP, MPI and OpenCL;
b) Using all four AMD processors (64 cores in total) of the S2 setup with
pthread, OpenMP, MPI and OpenCL;
c) Using the Tesla C2075 GPU of the S1 setup (448 cores) with CUDA
and OpenCL;
d) Using the Quadro 4000 GPU of the S1 setup (256 cores) with CUDA
and OpenCL.
The event selection process described in section 3 was implemented using
OpenCL 1.1 on both CPU and GPU architectures, and CUDA 4.0 on the
NVIDIA GPUs. In addition, it was implemented on CPUs with pthread,
OpenMP 3.1 and MPI 3.3. The results presented in this study were obtained
with Scientific Linux CERN release 6.10 (Carbon), kernel version 2.6.32-
754.el6.x86 64, on the CPUs. We used the gcc compiler 4.8.2 with the op-
timization option -O2 and the architecture-specific option -march=native,
which we found to provide the best results [38]. Timing measurements were
performed using std::chrono library functions. As relevant performance fig-
ures, we report average execution time per event or the average throughput.
Note that the thread creation, distribution and aggregation times are not
accounted for in MPI timing measurements whereas they are for pthread,
OpenMP and OpenCL on CPU.
5. Investigation on NVIDIA GPUs
In this section, we explore the NVIDIA GPU architecture, memory ar-
rangements and the implementation and optimization of the event selection
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Figure 4: Grid, block and thread architecture of a GPU [39]
process on NVIDIA GPUs. We compare different heterogeneous parallel pro-
gramming paradigms (CUDA and OpenCL) on NVIDIA’s Tesla and Quadro
GPUs.
5.1. NVIDIA GPU C2075 and thread architecture
The Tesla C2075 GPU [36] used in this work consists of an array of
14 so-called Streaming Multiprocessors (SM). Each SM contains 32 Scalar
Processor (SP) cores. The smallest executable unit of parallelism on a GPU
comprises of 32 threads known as a warp of threads. Therefore, in total
14 · 32 = 448 cores are available in a single GPU card. All SPs within an
SM share resources such as registers and memory. The Instruction Issue
Unit distributes the same instruction to each SP inside a SM. Thus, they
execute the same instruction at any time, a concept known as SIMT (Single
Instruction Multiple Threads).
Figure 4 shows a diagrammatic representation of the GPU architecture.
The thread hierarchy is of two levels. At the topmost level there exists a grid
of thread blocks. At the second level, the thread blocks are organized as an
array of threads. A function to be executed on the GPUs is known as kernel.
Kernel execution takes place in the form of a batch of threads organized as
a grid of thread blocks. The thread blocks are scheduled across SMs. Each
block comprises of many warps of 32 threads. Threads belonging to the
same warp execute the same instruction over different data. The efficiency
of computation is best when the threads follow the same execution path for
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the majority of the computation [40]. Execution divergence, when threads of
a warp follow different execution paths, is handled automatically inside the
hardware with a slight penalty on execution time. The size of thread blocks
(number of threads per block) and number of blocks can be managed by the
programmer.
5.2. The CUDA platform and memory hierarchy for the Tesla C2075 GPU
The Compute Unified Device Architecture (CUDA) has been developed
by NVIDIA for performing general-purpose computing on NVIDIA GPU
using parallel computation features. The CUDA memory organization is hi-
erarchical. Each thread has its own private local memory apart from the
registers, which are 32,768 per SM. The Tesla C2075 GPU includes a config-
urable (as instruction or data) L1 cache per SM block and a unified L2 cache
for all processor cores. All threads inside a block share different memory
spaces - per block shared memory. The size of a block local shared mem-
ory is 48 KB. Its lifetime equals that of the block and is characterized by
low memory access times. Shared memory comprises of a sequence of 32-bit
words called banks. There also exists a global memory (6 GB) shared by
all threads across all thread blocks, having the lifetime of the application.
The access time to the global memory is larger than that to other memories.
Global memory comprises of 128 byte segment sequence, and at any time,
memory requests for 16 threads (a half warp) are serviced together. Each
segment corresponds to a memory transaction. If the threads in a half warp
access data spread across different memory segments (uncoalesced memory
request), the corresponding multiple memory transactions would lower the
performance [41].
5.3. Investigation with CUDA
The event selection algorithm described in section 3 was implemented in
the C language using the CUDA API and then compiled with the NVIDIA
compiler (nvcc v7.0.27). To optimize the event selection code for the GPU, we
analysed the program and performed memory arrangement according to the
GPU architecture as discussed above. Multiple events are processed at the
same time, one event being allocated to one thread. After development and
implementation of the event selection process using CUDA, we concentrated
on optimizing the CPU to GPU data transfer time, which is significant as
the data volume is large.
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In our first approach, the entire event hit data of the setup, consisting of
the STS and MUCH detectors, was transferred to the GPU. The following
steps were taken:
1. Data are read in from a file; in the actual experiment, the data will be
deployed in shared memory by the data acquisition software [18]. The
file I/O times are thus not included in the following timing measure-
ments. Since access to the shared memory will be performed in parallel
to the algorithmic computation, we do not expect a significant impact
on the final result.
2. Memory on the GPU device is allocated for a chosen number of events
nev(cudaMalloc).
3. Hit data for nev events are transferred from CPU to GPU (cudaMem-
cpy).
4. The number of blocks b and the number of threads per block t are
selected to optimise the GPU computation time.
5. The event selection algorithm is executed in GPU threads for nev events
in parallel, with nev ≤ b · t.
6. The list of selected events is transferred back to the CPU (cudaMem-
cpy).
The GPU schedules and balances the selected number of blocks and
threads on the available SMs (14 for C2075) and SPs (32). For process-
ing, the data container with the hit coordinate array is arranged as
x11, y11, z11, x12, y12, z12, ....... x1n, y1n, z1n
x21, y21, z21, x22, y22, z22, ....... x2n, y2n, z2n
........
xm1, ym1, zm1, xm2, ym2, zm2, ....... xmn, ymn, zmn
where x, y, z are the hit coordinates in configuration space; the first index
denotes the event, the second one the consecutive number of the hit in the
event.
Our investigation showed that this data arrangement suffers from uncoa-
lesced memory access to the x, y, z coordinates (see also [41]). By its SIMT
architecture, CUDA executes 32 threads of a block simultaneously; therefore
all 32 threads should read from the global memory in a single or double read
instruction. To cope with this, we rearranged the data such that coalesced
memory access is possible. First, we introduced separate data containers for
each coordinate axis, and second, hits of different events are arranged to-
gether:
12
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Figure 5: Processing time per event in microseconds as function of the number of events.
The left panel compares the implementations i1, i2 and i3 with CUDA on the Tesla GPU
(see text). A comparison of the execution times on GPU (implementation i3) and on CPU
(single-thread) is shown in the right panel.
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In the course of further optimizing the process, we found that the majority
of time is taken by the global read of data by each thread, thereby requiring a
reduction in global read time as data reside in the global memory and not in
the shared or private memory of the GPU. By construction of the algorithm,
the number of global reads for each thread is proportional to the number
of events nev. Each event contains about 5000 hits, and every global read
takes around 300–400 clock cycles [40]. For the computation, however, only a
small fraction of these data are used, namely hits in the last (trigger) station,
which are about 15 per layer per event (see Fig. 2). Thus, we introduced a
filtering of the data on the CPU host side, such that only hit data in the
trigger station are transferred to GPU [42].
The importance of the optimization steps is illustrated in Fig. 5 (left),
showing the per-event GPU execution time for the various implementations
on the Tesla GPU and respectively the per-event CPU to GPU data transfer
time. This study was performed for up to 4,000 events because of memory
limitations of the GPU. The processing time is reduced by a factor of two from
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the first implementation (i1) to the one properly using coalesced memory (i2).
The data transfer time is the same for both implementations since the same
data are transferred. Filtering of input data at the host side (i3) gives a
reduction by about two orders of magnitude for the per event-execution time
compared to (i2) and one order of magnitude for the per-event data transfer
time.
Table 1: Results for the event selection algorithm on the Tesla GPU
#
Events
#
blocks
#
threads
GPU
Time
(ms)
CPU-
GPU
Transfer
Time(ms)
CPU
Time
(ms)
Speed-
Up (CPU
time/GPU
time)
1000 32 32 23.9 1.2 16.38 0.69
2000 64 32 27 2.9 32.40 1.20
3000 64 64 29 6.7 48.60 1.68
4000 64 64 32 9.4 64.83 2.03
5000 128 64 33.9 10.1 81.16 2.39
10000 128 128 48.9 12 161.67 3.31
20000 256 128 89.7 14.5 320.24 3.57
40000 512 128 140.7 19.7 640.25 4.55
80000 1024 128 289.8 28.3 1280.39 4.42
Figure 5 (right) and Table 1 compare the per-event GPU execution time
and data transfer time for implementation i3 to the single-threaded execution
time on CPU. The data filtering on the host side relaxes the restrictions
imposed by the limited GPU memory, such that a larger number of events
(we tested up to 80,000) can be processed at a time. The data transfer time is
lower by one order of magnitude compared to the execution time; moreover,
it can be hidden by performing computation and transfer in parallel [23]. The
measurements demonstrate the importance to load the GPU with sufficient
data in order to make optimal use of its capacity. Compared to the single-
threaded execution on the CPU (using optimization in the gcc compiler), we
obtain a speed-up of 4.55 for a data set of 40k events by using the Tesla GPU.
Table 1 shows that for more than 40k events, the speed-up with respect to
the single-threaded CPU is slightly reduced, indicating that the optimal data
load on the GPU is reached with this amount of events. Our investigations
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Figure 6: Execution time per event for the CUDA and OpenCL implementations on the
NVIDIA Tesla and Quadro GPUs
show that about 3 · 105 events per second can be processed on a single Tesla
GPU.
5.4. Implementation with OpenCL and comparison with CUDA
The previous section has demonstrated that making optimal use of a GPU
with the CUDA API is far from trivial and requires sophisticated optimiza-
tion of the data arrangement. The OpenCL programming paradigm [9] offers
an architecture-independent alternative. However, for a beginner OpenCL
seems difficult as far as its syntax and programming procedure are concerned.
Writing a small “Hello World” program in OpenCL needs creating platform,
device, context, and command queue, then memory allocation via create and
writing buffer, program object creation via creating source and building pro-
gram, program execution via create kernel, enqueueing kernel, reading back
buffer, etc. At first sight, this seems cumbersome compared to CUDA which
provides an easy terminology for writing programs [35]. On the other hand,
OpenCL programs can be compiled via available C or C++ compilers, unlike
CUDA which requires a vendor-specific compiler.
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Once OpenCL programs are written and compiled, then can be executed
on any device, whether GPU, CPU, or APU, whereas CUDA can be executed
only on NVIDIA GPUs. Both CUDA and OpenCL treat the CPU as host,
but for CUDA only the NVIDIA GPU is a device, whereas OpenCL treats
any hardware as computing device by creating an instruction queue that
can be executed on all available computing resources. We thus investigated
OpenCL as an open-source solution for heterogeneous programming in the
spirit of the studies presented in [10] and [11].
Figure 6 shows the per-event execution time of the event selection algo-
rithm for different numbers of events on the Tesla and Quadro GPUs using
the implementations in CUDA and in OpenCL. We find the OpenCL code
execution time to be slightly higher than that of the CUDA code on both
Tesla and Quadro, possibly indicating that CUDA is better optimized to the
NVIDIA GPU architectures. However, the difference is modest and seems
a reasonable price for the flexibility offered by an architecture-independent
code. Comparing Tesla and Quadro, we find the Tesla GPU to be more pow-
erful, which becomes visible at large-enough input data (number of events).
The hardware differences between these two GPU cards are manifold – pro-
cessor speed, global memory size, number of computing cores etc [36, 37].
We conclude that the Tesla GPU seems more appropriate for our problem
than the Quadro GPU.
6. Investigations on multi-core CPU
An alternative to using GPU accelerator co-processors is to make use of
the multi-core CPU architecture present in contemporary computers [43, 44].
Concurrency on CPU cores can be established using pthread, OpenMP, MPI,
and OpenCL, all of which are open-source programming paradigms, where
OpenCL is primarily developed for many-core or GPU architecture. We
tested implementations of the event selection algorithm for all four of these
programming paradigms on the two platforms S1 and S2; the GPUs of the
S1 setup were idle or in open condition. Hardware parallelism was exploited
in the simplest way by processing one event per thread (see subsection 5.3).
Figure 7 (left) compares the throughput (number of events executed per
second) on the Intel Xeon processors (2 x 6 cores) of setup S1 in dependence of
the number of cores (threads) used in parallel for a sample of 20000 events.
We find for all three pure parallel programming implementations a linear
scaling with the number of threads up to 12 threads, from when on the
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Figure 7: Throughput (number of events executed per second) obtained with the pthread,
OpenMP and the MPI implementations as a function of the number of cores used in
parallel for a sample of 20k events. The left panel shows the results for setup S1 (Intel, 12
physical cores), the right panel those for setup S2 (AMD, 64 physical cores).
throughput decreases again. This signals that from this point onwards, the
context switching time starts to dominate the total process time. The same
test was performed on the setup S2 (4 x AMD Opteron 16 cores) as shown in
the right panel of Figure 7, obtaining similar results for 64 threads. OpenCL
treats the underlying device, in this case the CPU, as a single compute unit;
therefore, different timing results cannot be gathered by varying the number
of cores.
For both setups, we find the throughput to scale with the number of
threads / physical cores (the speed-up is 35 for AMD and 11 for Intel),
which is to be expected for pure data-level parallelism. On the Intel setup,
the performance obtained with pthread, OpenMP and MPI are similar, where
MPI shows slight higher throughput. On the AMD setup, both pthread and
OpenMP are less performant than MPI, although hardware-specific compiler
flags were used. As was already pointed out in section 4, thread spawning
and distributing time are not accounted for the MPI implementation; they
contribute in proportion to the number of threads. We attribute our find-
ings to the fact that the event selection process does not use shared memory
or inter-thread communication as explained earlier in section 5. Unlike the
other frameworks, MPI statically binds the thread to CPU cores. The sim-
ilarity of the results for the pthread and the OpenMP implementations are
17
310 410
Number of events
0
1
2
3
4
5
Ex
ec
ut
io
n 
tim
e 
pe
r e
ve
nt
 [u
s] PThread on Intel Xeon (12 core) PThread on AMD CPU (64 core)
OpenMP on Intel Xeon (12 core) OpenMP on AMD CPU (64 core)
MPI on Intel Xeon (12 core) MPI on AMD CPU (64 core)
OpenCL on Intel Xeon (12 core) OpenCL on AMD CPU (64 core)
Figure 8: Execution time per event as function of the number of events processed at a
time for the implementations with pthread, OpenMP, MPI and OpenCL on the Intel and
AMD CPUs. The number of threads equals that of the available physical cores (12 for
Intel, 64 for AMD).
to be expected since internally, OpenMP uses pthread for spawning multiple
threads.
The performances obtained with OpenCL, pthread, OpenMP and MPI on
the two hardware architectures are compared in Fig. 8 for different numbers
of events processed at a time (up to 80,000). The number of threads is
12 for Intel and 64 for AMD, as shown to be optimal by Fig. 7. On both
platforms, we find the execution times for pthread and OpenMP to decrease
with the number of events and then saturate, indicating a minimal data size
(about 20k events) from which on the process overhead can be neglected.
On Intel, OpenCL performs clearly worse than the other implementations,
whereas it is slightly better than OpenMP and pthread on AMD; here, MPI
is found to clearly give the best execution speed. As reasons for OpenCL to
perform worse than e.g., MPI, we have to acknowledge the fact that OpenCL
was primarily designed as a GPU programming tool; thus, its performance
is proportional to the number of thread invocations. OpenCL also produces
vectorized code in an automatized way, whereas manual vectorization and/or
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compiler optimization flags need being used for better performance on other
implementations.
A comparison of the Intel and AMD processors is not straightforward
because of the differences in the number of computing units and theoretical
peak performances. Considering only the throughput per core, AMD appears
less performant than Intel for all implementations since the number of parallel
threads is 5 times larger than for the Intel CPUs, but the per event execution
time is only 2.5 times smaller. A complete assessment, however, would have
to also take into account the costs for purchase and operation, which is
beyond the scope of this article.
7. Conclusions
We have described the development of an event selection algorithm for the
CBM-MUCH detector data and a systematic study for the implementation of
the event selection process using different parallel computing paradigms like
pthread, OpenMP, MPI, and OpenCL for multi-core CPU architectures, and
CUDA and OpenCL for many-core architectures like NVIDIA GPUs. For
both platforms, the event selection procedure suppresses the archival data
rate by almost two orders of magnitude without reducing the signal efficiency,
thus satisfying the CBM requirements for high-rate data taking.
On GPUs, we have found a speed-up of 4.5 with respect to the optimized
single-thread execution on CPU. This result, however, is only obtained after
careful optimization of the implementation in CUDA. OpenCL on NVIDIA
GPUs are found to perform only slightly worse than that for CUDA. Our
results show that about 3 · 105 events per second can be processed on a
single GPU card of NVIDIA Tesla family. Present hardware supports up to
four GPUs on a single motherboard. This suggests that the targeted CBM
interaction rate of 107 events per second can be accommodated by a small
number of servers properly equipped with GPUs.
In a multi-core CPU environment, we have compared OpenCL, pthread,
OpenMP and MPI as open-source concurrency paradigms. A linear scaling
of the data throughput with the number of parallel threads is observed up
to the number of available physical cores. In the powerful S2 setup with
in total 64 AMD cores, we find that about 2 · 106 events can be processed
per second, which is already close to the targeted event rate of 107/s. This
demonstrates that SIMD instructions provided by modern CPUs are essential
to achieve the required throughput, and that the computing demands of the
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CBM experiment for the real-time selection of J/ψ candidate events can be
achieved by properly making use of the parallel capacities of heterogeneous
computing architectures. As an example, the NVIDIA Tesla GPU of setup
S1 could be placed into setup S2 to achieve the desired goal.
Comparing the different programming paradigms, we find the cross-platform
OpenCL to be a proper choice for heterogeneous computing environments
typical for modern architectures, which combine CPU cores with GPU-like
accelerator cards. For such kind of systems, OpenCL provides a suitable
solution to simultaneously exploit all available compute units for a given ap-
plication. It also provides the flexibility to future improvements in computing
architectures, which is of particular importance for CBM as an experiment
in the construction stage. This flexibility, however, comes at the price of a
reduced performance on CPU when compared to pure parallel programming
paradigms.
8. Outlook
The data selection procedure developed and investigated in this article re-
lies on data aggregated into events, corresponding to a single nucleus-nucleus
interaction. The data acquisition of the CBM experiment, however, will de-
liver free-streaming data not associated to single event by a hardware trigger.
To properly account for this situation, not only the spatial coordinates, but
also the time measurement of each hit must be considered. This will increase
the complexity of the current, rather simple algorithm. We are working to-
gether with the CBM collaboration towards extending the algorithm to event
building and selection from the real online data stream and also will investi-
gate the throughput on multi-core and many-core platforms in parallel using
hybrid programming [45].
Our study shows that the computational problem can be solved with rea-
sonable expenditure on CPUs, but also on GPUs as co-processors, or by a
combination of both [46, 47]. It does not yet include a full exploitation of
possible measures for further acceleration, like using vendor-specific compil-
ers (Intel) or using manual code vectorization. Such investigations will be
performed in the future as prerequisites for a decision on the hardware ar-
chitecture, which of course will have to balance performance with acquisition
and running costs.
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